Waymo logo

Staff SoC Design Engineer

Waymo

Mountain View, CAHybridFull-time$251–310K/yrPosted 3w agoVerified open 3 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

At a glance

Compensation
$251–310K/yr
Location
Mountain View, CAHybrid
Schedule
Full-time
Work Authorization
Not specified

Requirements

Credentials this posting asks for.

Master's degree

Job overview

Waymo is hiring a Staff SoC Design Engineer. Waymo’s Compute Team seeks a Staff SoC Design Engineer to define architecture and microarchitecture for next‑generation autonomous vehicle SoCs, translate system‑level requirements into hardware specifications and RTL, lead IP implementation, perform power, area and performance optimization, and mentor engineers while collaborating with architects, firmware and software teams.

Key focus areas include Define architecture and microarchitecture for next‑generation autonomous vehicle SoCs, translating system‑level requirements into hardware specifications and RTL., Lead microarchitecture and implementation of IPs and subsystems such as high‑performance cache/memory hierarchies, NoC interconnects, and custom accelerators., and Collaborate with architects, firmware and software teams to drive feature closure and develop microarchitecture specifications..

Successful candidates bring MS Degree In Computer Engineering, Electrical Engineering, Or Related Field Or Equivalent Practical Experience, 10+ Years Industry Experience In ASIC/SoC Digital Design, Microarchitecture, And Integration, and Ownership Of Major Design Blocks Or Subsystems. Important skills include Hardware, Firmware, Drivers, And Compilers Interaction, Microarchitecture, High-Performance Cache/Memory Hierarchies, Network-On-Chip Interconnects, Custom Accelerators, and Power Exploration And Optimization. Preferred (not required): Hardware/Software Co-Design, Mixed Hardware/Software Datapaths, DSPs, and GPUs.

Skills & qualifications

RequiredNice to have

Skills

Hardware, Firmware, Drivers, and Compilers InteractionMicroarchitectureHigh-Performance Cache/Memory HierarchiesNetwork-on-Chip InterconnectsCustom AcceleratorsPower Exploration and OptimizationArea Exploration and OptimizationPerformance Exploration and OptimizationDigital DesignsCoachingTechnical LeadershipVerilogRTL DesignComputer ArchitectureMemory SystemsCache CoherenceHigh-Speed on-Chip InterconnectsPythonC++Architectural ModelingDesign AutomationDebugProblem-SolvingHardware/Software Co-DesignMixed Hardware/Software DatapathsDSPsGPUsML AcceleratorsArithmetic UnitsProcessor DesignBus ArchitecturesFabrics/NoCHigh Performance Design TechniquesLow Power Design TechniquesAI ToolsChisel (Scala)Hardware DSLs for RTL GenerationSystem-Level Requirements TranslationHardware SpecificationsRTL ImplementationIPs and Subsystems MicroarchitectureIPs and Subsystems ImplementationFeature ClosureMicroarchitecture Specifications DevelopmentPower ExplorationArea ExplorationPerformance ExplorationDigital Designs OptimizationTechnical GuidanceInnovative IdeasDesign Challenges SolvingThird-Party IP EvaluationThird-Party IP SelectionIntegrationRoot-Cause AnalysisDebug and Problem Solving SkillsFabricsHigh Performance Low Power Design TechniquesScala

Qualifications

MS Degree in Computer Engineering or Electrical Engineering or Related FieldEquivalent Practical Experience10+ Years Industry Experience in ASIC SoC Digital Design Microarchitecture and IntegrationPhD Degree in Computer Engineering or Electrical Engineering or Related Field

Full job description

Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most Experienced Driver™—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo’s fully autonomous ride-hail service and can also be applied to a range of vehicle platforms and product use cases. The Waymo Driver has provided over ten million rider-only trips, enabled by its experience autonomously driving over 100 million miles on public roads and tens of billions in simulation across 15+ U.S. states.

Waymo's Compute Team is tasked with a critical and exciting mission: We deliver the compute platform responsible for running the fully autonomous vehicle’s software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world’s highest performance automotive compute platforms.

In this hybrid role, you will report to an Engineering Director.

You will:

  • Define the architecture and microarchitecture for Waymo's next-generation autonomous vehicle SoCs, translating system-level requirements into detailed hardware specifications and RTL implementation, using your knowledge of how hardware, firmware, drivers, and compilers interact
  • Lead microarchitecture and implementation of IPs and subsystems, including for high-performance cache/memory hierarchies, Network-on-Chip (NoC) interconnects, and custom accelerators
  • Work with Architects, Firmware and Software teams to drive feature closure and develop microarchitecture specifications
  • Perform power, area and performance exploration and optimization of digital designs
  • Mentor other engineers and guide the technical side of relationships with external vendors, using innovative ideas to solve their design challenges, evaluate and select third-party IP, and ensure a timely and successful tapeout and product

You have:

  • MS degree in Computer Engineering, Electrical Engineering, or a related field, or equivalent practical experience
  • 10+ years of industry experience in ASIC/SoC digital design, microarchitecture, and integration, including ownership of major design blocks or subsystems
  • Proven track record of technical leadership driving design and execution from concept to production, and hands-on experience with multiple successful ASIC tapeouts
  • Deep expertise in SystemVerilog for RTL design, microarchitecture, and integration
  • Strong understanding of computer architecture, memory systems, cache coherence, and high-speed on-chip interconnects
  • Fluency in programming/scripting languages (e.g., Python, C++) for architectural modeling, design automation, and debug
  • Strong debug and problem-solving skills, with the ability to root-cause complex issues across hardware and software boundaries

We prefer:

  • PhD degree in Computer Engineering, Electrical Engineering, or a related field
  • Experience in hardware/software co-design, including in mixed hardware/software datapaths, such as in the context of DSPs, GPUs, and ML accelerators
  • Knowledge of arithmetic units, processor design, accelerators, bus architectures, fabrics/NoC or memory hierarchies.
  • Knowledge of high performance and low power design techniques
  • Fluency and comfort with AI tools to accelerate and improve design and debug
  • Experience with Chisel (Scala) or other hardware DSLs for RTL generation

The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process.

Waymo employees are also eligible to participate in Waymo’s discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements.

Salary Range

$251,000—$310,000 USD

You've read the whole posting — now see how you match it.