HP Inc. logo

Distinguished Technologist - AI Model Performance Architect

HP Inc.

Spring, TXFull-time$190–274K/yrPosted 2mo ago

Most applications go out cold — see where you stand first. No sign-up to start.

Watch jobs like this.

At a glance

Compensation
$190–274K/yr
Location
Spring, TX
Schedule
Full-time
Work Authorization
Not specified

Olive lists jobs from US employers, including remote roles you can work from the United States.

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

HP Inc. is hiring a Distinguished Technologist - AI Model Performance Architect. This role is responsible for bridging system memory architecture with AI model behavior, ensuring optimal performance through hardware/software co-design and workload-aware tuning. The role develops AI workload optimization strategies for faster model startup, improved inferencing efficiency, and reduced memory needs. It leverages technical and business expertise to outline strategy roadmaps, identifies future growth opportunities, and addresses gaps with innovative solutions. The role collaborates closely with various stakeholders, empowers teams, and spearheads industry-leading research and development.

Key focus areas include Analyze system bandwidth, latency, and compute bottlenecks, Model performance across CPU/GPU/NPU for AI workloads, and Simulate workload execution (PnP tradeoffs, resource contention).

Successful candidates bring Bachelor's In Electrical Engineering and 12+ Years Experience. Important skills include AI Model Performance Optimization, HW/SW Co-design, AI Workload Optimization, System Bandwidth Analysis, Latency Analysis, and Compute Bottlenecks Analysis.

Skills & qualifications

RequiredNice to have

Skills

AI Model Performance OptimizationHW/SW Co-DesignAI Workload OptimizationSystem Bandwidth AnalysisLatency AnalysisCompute Bottlenecks AnalysisModel Performance Across CPU/GPU/NPUWorkload Execution SimulationModel Initialization Time OptimizationCaching OptimizationKV Reuse OptimizationMemory Co-DesignScheduling Co-DesignML Team CollaborationStrategy DefinitionTechnology Roadmaps DevelopmentExecutive Staff CommunicationIndustry Partners CommunicationCustomer CommunicationInnovative SolutionsAdvanced Technologies IntegrationNew Product Development ConsultationDesign InputDesign ReviewsProduct Management CollaborationEngineering Stakeholders CollaborationIndustry-Leading Research and DevelopmentCoachingGuidanceMemory & AI Model DesignComputer ScienceDebuggingElectrical EngineeringElectronic EngineeringElectronicsField-Programmable Gate Array (FPGA)Hardware ArchitectureHardware DesignMATLABMechanical EngineeringOscilloscopePhysicsPrinted Circuit BoardSchematic CaptureSimulationsSystems DesignEffective CommunicationResults OrientationLearning AgilityDigital Fluency

Qualifications

Four-Year or Graduate Degree in Electrical Engineering or Related Discipline or Commensurate Work Experience12+ Years of Work Experience

Benefits

Medical Insurance
Dental Insurance
Vision Insurance
Parental Leave
Paid Time Off

Full job description

Distinguished Technologist - AI Model Performance Architect

Description -

This role is responsible for bridging system memory architecture with AI model behavior ensuring optimal performance through HW/SW co-design and workload aware tuning. This role develops AI workload optimization strategies for faster model startup, improved inferencing efficiency, and reduced memory needs. This role leverages technical and business expertise to outline strategy roadmaps for the function. The role identifies future growth opportunities and addresses gaps with innovative solutions. The role collaborates closely with various stakeholders, empowers teams to achieve remarkable and consequential outcomes, and spearheads industry-leading research and development.

Responsibilities

  • Analyze system bandwidth, latency, and compute bottlenecks

  • Model performance across CPU/GPU/NPU for AI workloads

  • Simulate workload execution (PnP tradeoffs, resource contention)

  • Optimize model execution (initialization time, caching, KV reuse)

  • Drive HW/SW co-design (memory, caching, scheduling)

  • Partner with ML teams to align model structure with system architecture

  • Leverages recognized technical and business expertise to define long-term vision and strategy for electrical hardware design and development across multiple feature areas and divisional boundaries.

  • Develops technology roadmaps for electrical/hardware engineering team; identifies gaps and solutions for future growth.

  • Communicates strategy and technology roadmaps to executive staff, industry partners and customers.

  • Provides innovative solutions and integrates advanced technologies, theories, or techniques with a significant impact across disciplines, championing large projects for long-range goals.

  • Provides consultation, design input, and feedback for new product development and design reviews across multiple organizations and architectures.

  • Works closely with product management, engineering stakeholders from related departments and empowers the teams to deliver outstanding and impactful results.

  • Initiates industry-leading research and development, serving as a recognized lead authority internally and externally.

  • Provides mentoring and guidance to less-experienced staff members to set an example of electrical hardware design and development, innovation, and excellence.

  • Participates in and provides input on process for selection of future technical leaders.

Education & Experience Recommended

  • Four-year or Graduate Degree in Electrical Engineering, or any other related discipline or commensurate work experience or demonstrated competence.

  • Typically has 12+ years of work experience, preferably in electrical design and tools, software packages, architecture of electronic hardware, or a related field.

Knowledge & Skills

  • Memory & AI model design

  • Computer Science

  • Debugging

  • Electrical Engineering

  • Electronic Engineering

  • Electronics

  • Field-Programmable Gate Array (FPGA)

  • Hardware Architecture

  • Hardware Design

  • MATLAB

  • Mechanical Engineering

  • New Product Development

  • Oscilloscope

  • Physics

  • Printed Circuit Board

  • Schematic Capture

  • Simulations

  • Systems Design

Cross-Org Skills

  • Effective Communication

  • Results Orientation

  • Learning Agility

  • Digital Fluency

  • Customer Centricity

Impact & Scope

  • Impacts multiple functions and influences long-term strategic direction across multiple disciplines or areas of HP.

Complexity

  • Invents, develops and introduces new methods and techniques that impact multiple disciplines and work groups.

Disclaimer

This job description describes the general nature and level of work performed in this role. It is not intended to be an exhaustive list of all duties, skills, responsibilities, knowledge, etc. These may be subject to change and additional functions may be assigned as needed by management.

The pay range for this role is 190,000.00 - 274,000.00 annually with additional opportunities for pay in the form of bonus and/or equity (applies to United States of America candidates only). Pay varies by work location, job-related knowledge, skills, and experience.

Benefits:

HP offers a comprehensive benefits package for this position, including:

  • Health insurance

  • Dental insurance

  • Vision insurance

  • Long term/short term disability insurance

  • Employee assistance program

  • Flexible spending account

  • Life insurance

  • Generous time off policies, including;

  • 4-12 weeks fully paid parental leave based on tenure

  • 11 paid holidays

  • Additional flexible paid vacation and sick leave (US benefits overview (https://hpbenefits.ce.alight.com/) )

The compensation and benefits information is accurate as of the date of this posting. The Company reserves the right to modify this information at any time, with or without notice, subject to applicable law.

Job -

Engineering

Schedule -

Full time

Shift -

No shift premium (United States of America)

Travel -

Relocation -

Equal Opportunity Employer (EEO) -

HP, Inc. provides equal employment opportunity to all employees and prospective employees, without regard to race, color, religion, sex, national origin, ancestry, citizenship, sexual orientation, age, disability, or status as a protected veteran, marital status, familial status, physical or mental disability, medical condition, pregnancy, genetic predisposition or carrier status, uniformed service status, political affiliation or any other characteristic protected by applicable national, federal, state, and local law(s).

Please be assured that you will not be subject to any adverse treatment if you choose to disclose the information requested. This information is provided voluntarily. The information obtained will be kept in strict confidence.

For more information, review HP’s EEO Policy (https://www8.hp.com/h20195/v2/GetDocument.aspx?docname=c08129225) or read about your rights as an applicant under the law here: “Know Your Rights: Workplace Discrimination is Illegal (http://www.eeoc.gov/sites/default/files/2023-06/22-088\_EEOC\_KnowYourRights6.12ScreenRdr.pdf) "

Similar jobs, posted recently

Open roles like this one, listed in the last 30 days.

You've read the whole posting — now see how you match it.