
Senior DFT Methodology Engineer
Santa Clara, CA · HybridFull-time$168–311K/yrPosted 1w agoStill listed 1 day ago
Most applications go out cold — see where you stand first. No sign-up to start.
Watch jobs like this. New roles like this one near Santa Clara, CA, by email.
Don't just apply. Show up ready.
Olive works from this exact posting.
At a glance
Olive lists jobs from US employers, including remote roles you can work from the United States.
Requirements
Credentials this posting asks for.
Job overview
NVIDIA seeks a Senior DFT Methodology Engineer to architect and develop test methodologies that make next‑generation silicon testable, debuggable, and secure, collaborating across cross‑functional teams and mentoring junior engineers.
Skills & qualifications
Skills
Qualifications
Full job description
We are now looking for a Senior DFT Methodology Engineer! As a Senior DFT Methodology Engineer, you will architect and develop the test methodologies that make our next generation of silicon testable, debuggable, and secure from the very first bring-up. NVIDIA has crafted creative solutions for DFT architecture, verification, and post-silicon validation on some of the industry’s most complex semiconductor chips. This powerful technology changed modern computer graphics and parallel computing.
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Make the choice to join us today. Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips.
What you'll be doing:
-
As a member in our team, you will own and work with cross functional teams, implementing state-of-the-art designs in test access mechanisms, I1149.1, I1500, I1687, 1838, memory BIST, memory dump and DFX security methodology.
-
You will partner closely with timing, physical design, software, bring-up, and production teams to make the right trade-offs between cost and quality.
-
In addition, you will help architect, develop and deploy DFT methodologies for our next generation products including RTL design, Verification, pattern generation, partnering with teams like timing, physical design, software, bringup, production
-
You will also help mentor junior engineers on test designs and trade-offs including cost and quality.
What we need to see:
-
BS/MS Electrical or Computer Engineering (or equivalent experience) in related domain with proven DFT experience
-
10+ years of hands-on experience in SoC architecture, RTL design, and verification.
-
Strong analytical skills, with experience using vendor tools to verify and validate test patterns and logic on highly complex, multi-million-gate designs.
-
Good exposure to cross functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offs
-
Experience in Silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program development
-
Exceptional written and oral interpersonal skills with the curiosity to work on rare challenges
Ways to Stand out from the Crowd:
-
Knowledge of DFT security and hardware system security is a plus.
-
Strong programming and scripting skills in Perl, Python, or Tcl
-
Proven track record of successfully deploying advanced DFT methodologies in groundbreaking semiconductor technologies
-
Experience mentoring engineers and driving methodology adoption across multiple product generations
-
Strong problem-solving skills and a proactive approach to overcoming technical challenges
Why Join Us? This is an opportunity to apply your DFT and SoC architecture expertise to some of the industry’s most complex and impactful semiconductor designs. At NVIDIA, your ideas will help shape energy-efficient compute platforms used by scientists, engineers, creators, and gamers around the world. You’ll grow alongside world-class engineering teams in a collaborative, fast-paced environment that values innovation, excellence, determination, and teamwork. We offer competitive compensation, comprehensive benefits, and meaningful opportunities to advance your career.
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5. You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until September 22, 2026. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Similar jobs, posted recently
Open roles like this one, listed in the last 30 days.
Senior ASIC Design Engineer - DFTNVIDIA · Santa Clara, CA (Hybrid) · $196–311K/yrPosted 1w agoPosted 1w ago
Senior DFT Logic Design EngineerIntel · Phoenix, AZ (Hybrid) · $142–269K/yrPosted 1w agoPosted 1w ago
Senior DFT EngineerNVIDIA · Santa Clara, CA (Hybrid) · $168–265K/yrPosted 2w agoPosted 2w ago
Senior System Integration and Validation EngineerNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 2w agoPosted 2w ago
Senior ASIC Design Verification Engineer - LPUNVIDIA · Santa Clara, CA (Hybrid) · $168–311K/yrPosted 5 days agoPosted 5 days ago
You've read the whole posting — now see how you match it.