indie logo

Senior Digital DFT Engineer

indie

Rabat, Rabat-Salé-Kénitra, MoroccoJobNo compensation foundPosted 4w agoVerified open 3 days ago

Most applications go out cold — see where you stand first. No sign-up to start.

At a glance

Compensation
No compensation found
Location
Rabat, Rabat-Salé-Kénitra, Morocco
Work Authorization
Not specified

Requirements

Credentials this posting asks for.

Master's degree

Job overview

indie is hiring a Senior Digital DFT Engineer. indie Semiconductor is seeking a Senior Digital DFT Engineer in Rabat, Morocco, to join a team developing cutting-edge semiconductors, photonics, and radar sensors for automotive, industrial, and adjacent markets. This role involves executing all aspects of pre-silicon DFT insertion and verification, interfacing with the test engineering team for ATE test program development and silicon bring-up, and contributing to advanced intelligent sensing and user experience applications.

Key focus areas include Define DFT requirements and architecture based on project specification and IP's content, Implement and verify standard DFT techniques such as Scan, LBIST, MBIST and Boundary Scan, and Work with Analog and Mixed signal designers to define and implement custom test logic.

Successful candidates bring MS In Electrical And Or Computer Engineering, 3+ Years Industry Experience In DFT Implementation, and Fluent English. Important skills include DFT Insertion, DFT Verification, ATE Test Program Development, Silicon Bring Up, DFT Requirements Definition, and DFT Architecture Definition. Preferred (not required): Test Methodologies For Mixed Signal IP's, UVM, and Assertions During Verification.

Skills & qualifications

RequiredNice to have

Skills

DFT InsertionDFT VerificationATE Test Program DevelopmentSilicon Bring UpDFT Requirements DefinitionDFT Architecture DefinitionScanLBISTMBISTCustom Test Logic ImplementationChip Test Coverage AnalysisBlock Test Coverage AnalysisTest Pattern Generation for ATETest Time ReductionDFT/DFD TechniquesCore-Based Test MethodologyStuck-at Fault ModelTransition Fault ModelPath Delay Fault ModelGate-Exhaustive Fault ModelIDDQ Fault ModelCell Aware Fault ModelJTAGATPGFault SimulationAt-Speed TestingSelf-Testing TechniqueFunctional Safety Requirements for Automotive ProductsSystem VerilogEnglishCommunicationTest Methodologies for Mixed Signal IP'sUVMAssertions During Verification

Qualifications

3+ Years Industry Experience in DFT/DFDMS Degree in Electrical and/or Computer Engineering

Full job description

Imagine being part of a team that’s redefining the future of mobility—where your ideas don’t just sit in a lab but power next-generation technology. At indie, we are developing cutting-edge semiconductors, photonics, and radar sensors and systems for automotive, industrial, and adjacent markets. Our innovations are at the heart of advanced intelligent sensing and user experience applications, pushing the boundaries of what’s possible.

If you're passionate about groundbreaking technology and want to make a real impact alongside a fast-paced team that thrives on creativity and collaboration, we’d love to have you on board!

indie semiconductor seeks a Senior DFT Engineer in Rabat, Morocco who will execute all aspects of pre-silicon DFT insertion and verification and interface with test engineering team for ATE test program development and silicon bring up. The engineer in this position will join a team of highly competent engineers that are creating brand new designs in the field of ADAS and Sensing Systems, Power Management, High Speed converters, Wireless and USB power delivery and connectivity (LIN, CAN, Ethernet).

This position will report to the Digital IC Design DFT Manager.

Job Responsibilities:

  • Definition of DFT requirements and architecture based on project specification and IP’s content.
  • Implement and verify standard DFT techniques such as Scan, LBIST, MBIST and Boundary Scan.
  • Work with Analog and Mixed signal designers to define and implement custom test logic for time effective IP testing.
  • Analyze chip and block test coverage and generate test patterns for ATE.
  • Generate test patterns for ATE including custom patterns for IP’s and functional test to improve test coverage or screen test escapes.
  • Support post-silicon ATE test program bring up and test time reduction.

Main Requirements:

  • 3+ years industry experience in the implementation and verification of DFT/DFD techniques for digital and mixed signal designs. A strong fundamental knowledge of DFT is required.
  • Understanding of core-based test methodology and scan isolation.
  • Understanding of various fault models such as Stuck-at, Transition, Path Delay, Gate-Exhaustive, IDDQ, and Cell Aware.
  • Knowledge in JTAG, Scan Compression, ATPG, Fault Simulation, at-speed testing and MBIST.
  • Experience in self-testing technique (LBIST and MBIST) to achieve functional safety requirements for Automotive products.
  • Familiarity with System Verilog.
  • MS degree in Electrical and/or Computer Engineering
  • Fluent in English (both written & spoken)
  • Great communication skills

Preferred Skills/Experience:

  • Knowledge in test methodologies for mixed signal IP’s like ADC, DAC, Serdes.
  • Familiarity with UVM and use of assertions during verification.

indie Semiconductor and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.

We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Concerning agencies: indie Semiconductor does not accept unsolicited resumes and will not be responsible for fees related to such.

You've read the whole posting — now see how you match it.