SpaceX logo

Sr. RFIC Layout Designer (RFIC Engineering)

SpaceX

Irvine, CAJob$140–230K/yrPosted 1w agoVerified open today

Most applications go out cold — see where you stand first. Free, no sign-up to start.

At a glance

Compensation
$140–230K/yr
Location
Irvine, CA
Work Authorization
Not specified

Requirements

Credentials this posting asks for.

Bachelor's degree

Job overview

SpaceX is hiring a Sr. RFIC Layout Designer (RFIC Engineering). SpaceX is seeking a motivated and intellectually curious Sr. RFIC Layout Designer to join their RFIC Engineering team. This role involves working on multiple silicon projects for Starlink, focusing on integration, lower power, mixed-signal architectures, and advanced silicon technology. The designer will lead layout at a technical level, collaborating with RFIC/mixed-signal designers on full-chip custom analog and RFIC designs.

Key focus areas include Work with integrated circuit designers and chip leads to determine the chip floor plan, Estimate the schedule for layout work and identify complex areas for early investigation, and Perform layout of custom RF and analog circuit blocks, minimizing parasitic capacitance.

Successful candidates bring Bachelor's In Electrical Or Computer Engineering, 5+ Years IC Layout Designer Experience, and 8+ Years Integrated Circuit Layout Design Experience. Important skills include Chip Floor Plan, Power And Ground Distribution, Pad Locations, Layout Schedule Estimation, Custom RF Layout, and Analog Circuit Layout. Preferred (not required): Advanced Node IC Layouts, 22nm, 16nm, and 7nm.

Skills & qualifications

RequiredNice to have

Skills

Chip Floor PlanPower and Ground DistributionPad LocationsLayout Schedule EstimationCustom RF LayoutAnalog Circuit LayoutMatchingMinimizing Parasitic CapacitanceDesign Rule CheckingElectrical Rule CheckingLayout Versus Schematic ChecksTop-Level Layout IntegrationElectrostatic Discharge StructuresPad AssemblyFinal Tape OutDensity FillDesign for Manufacturability ChecksGDSEDA ToolsLayout Technique ImprovementAdvanced Node IC Layouts22nm16nm7nm5nmLayout of Circuits Up to 50GHzLayout of Sensitive RF BlocksLow Noise Amplifiers LayoutVoltage Controlled Oscillators LayoutMixers LayoutSkill ProgrammingShell ScriptingPerlPythonRevision Control Systems ManagementCircuit DesignCoupling Layout ConsiderationsNoise Isolation Layout ConsiderationsLinuxOral CommunicationCommunicationIndependent Work

Qualifications

Bachelor's in Electrical or Computer Engineering5+ Years IC Layout Designer Experience8+ Years Integrated Circuit Layout Design ExperienceWillingness to Work Extended HoursWillingness to Work WeekendsUS Citizen or NationalUS Lawful Permanent ResidentRefugee Under 8 U.S.C. § 1157Asylee Under 8 U.S.C. § 1158Eligible to Obtain Required Authorizations From US Department of State

Benefits

Medical Insurance
Vision Insurance
Dental Insurance
401(k) Match
Life Insurance
Parental Leave
Paid Time Off
Sick Leave

Full job description

SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.

SR. RFIC LAYOUT DESIGNER (RFIC ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlink, the world’s most advanced broadband internet system. Starlink is the world’s largest satellite constellation and is providing fast, reliable internet to millions of users worldwide. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers that allow users to connect within minutes of unboxing, and the software that brings it all together. We’ve only begun to scratch the surface of Starlink’s potential global impact and are looking for best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe.

We are seeking motivated, proactive, and intellectually curious engineers who will work alongside world-class cross-disciplinary teams (systems architecture, ASIC design, firmware, pre-silicon verification, post-silicon validation, product engineering, manufacturing/production, and more). In this role, you will be on a team working on multiple silicon projects that are driving more integration, lower power, mixed signal architectures and advanced silicon technology for deployment in space and ground infrastructures. You will be an integral part of the IC design team and lead the discipline of layout at the technical level, and will work with RFIC/mixed signal designers on full chip layout of custom analog and RFIC designs.

RESPONSIBILITIES:

  • Work with the integrated circuit designers and chip leads to determine the chip floor plan; this includes strategies for power and ground distribution as well as working with packaging engineer to determine pad locations

  • Accurately estimate the schedule for the layout work and identify areas of complexity that need early investigation

  • Perform layout of custom RF and analog circuit blocks with attention to matching and minimizing parasitic capacitance in the layout

  • Perform design rule checking, electrical rule checking and layout versus schematic checks and resolve errors

  • Perform top-level layout integration with electrostatic discharge structures and pad assembly and perform final tape out (including density fill, running design for manufacturability checks and sharing GDS with the foundry)

  • Work with EDA suppliers to trial new tools and features

  • Generate guides and demos for others in the team to showcase improvements in layout technique BASIC QUALIFICATIONS:

  • Bachelor’s degree in electrical or computer engineering and 5+ years of professional experience as an IC layout designer; OR 8+ years of professional experience with integrated circuit layout design in lieu of a degree PREFERRED SKILLS AND EXPERIENCE:

  • Strong analog layout skills

  • Experience in advanced node IC layouts such as 22nm, 16nm, 7nm, 5nm or below

  • Experience in layout of circuits with frequencies up to 50GHz

  • Experience in layout of sensitive RF blocks such as low noise amplifiers, voltage controlled oscillators and mixers

  • Experience with skill programming

  • Experience with shell scripting, Perl, Python or similar language

  • Experience managing revision control systems

  • Experience with circuit design

  • Understanding of layout considerations for device matching, coupling and noise isolation

  • Working knowledge of Linux

  • Excellent communication skills (both oral and written) are required

  • Able to work independently on challenging problems ADDITIONAL REQUIREMENTS:

  • Must be willing to work extended hours and weekends as needed to meet critical milestones COMPENSATION AND BENEFITS:

Pay Range: Level 3: $140,000.00 - $230,000.00

Your actual level and base salary will be determined on a case-by-case basis and may vary based on the following considerations: job-related knowledge and skills, education, and experience.

Base salary is just one part of your total rewards package at SpaceX. You may also be eligible for long-term incentives, in the form of company stock or long-term cash awards, as well as potential discretionary bonuses and the ability to purchase additional stock at a discount through an Employee Stock Purchase Plan. You will also receive access to comprehensive medical, vision, and dental coverage, access to a 401(k) retirement plan, short and long-term disability insurance, life insurance, paid parental leave, and various other discounts and perks. You may also accrue 3 weeks of paid vacation and will be eligible for 10 or more paid holidays per year. Employees accrue paid sick leave pursuant to Company policy which satisfies or exceeds the accrual, carryover, and use requirements of the law.

ITAR REQUIREMENTS:

  • To conform to U.S. Government export regulations, applicant must be a (i) U.S. citizen or national, (ii) U.S. lawful, permanent resident (aka green card holder), (iii) Refugee under 8 U.S.C. § 1157, or (iv) Asylee under 8 U.S.C. § 1158, or be eligible to obtain the required authorizations from the U.S. Department of State. Learn more about the ITAR here . SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should reach out to [email protected] .

You've read the whole posting — now see how you match it.

Sr. RFIC Layout Designer (RFIC Engineering) at SpaceX | Olive Jobs